System-on-Chip Methodologies & Design Languages
(Sprache: Englisch)
System-on-Chip Methodologies & Design Languages brings together a selection of the best papers from three international electronic design language conferences in 2000. The conferences are the Hardware Description Language Conference and Exhibition...
Voraussichtlich lieferbar in 3 Tag(en)
versandkostenfrei
Buch (Kartoniert)
160.49 €
- Lastschrift, Kreditkarte, Paypal, Rechnung
- Kostenlose Rücksendung
- Ratenzahlung möglich
Produktdetails
Produktinformationen zu „System-on-Chip Methodologies & Design Languages “
Klappentext zu „System-on-Chip Methodologies & Design Languages “
System-on-Chip Methodologies & Design Languages brings together a selection of the best papers from three international electronic design language conferences in 2000. The conferences are the Hardware Description Language Conference and Exhibition (HDLCon), held in the Silicon Valley area of USA; the Forum on Design Languages (FDL), held in Europe; and the Asia Pacific Chip Design Language (APChDL) Conference. The papers cover a range of topics, including design methods, specification and modeling languages, tool issues, formal verification, simulation and synthesis. The results presented in these papers will help researchers and practicing engineers keep abreast of developments in this rapidly evolving field.
Inhaltsverzeichnis zu „System-on-Chip Methodologies & Design Languages “
Contributors PrefaceVHDL trends
1. HDLCon'00. VHDL in 2005 - The Requirements; R. Klenke, et al.
2. FDL'00. Application of VHDL Features for Optimization of Functional Validation Quality Measurement; C. López, et al.
3. FDL'99. An Object-Oriented Component Model Using Standard VHDL for Mixed Abstraction Level Design; C. Hansen, et al.
4. FDL'00. A VHDL-Centric Mixed-Language Simulation Environment; A. Windisch, et al.
5. FDL'00. Analogue Circuit Synthesis from VHDL-AMS; T. Kazmierski, F. Hamid
Formal verification
6. HDLCon'00. Symbolic Simulation & Verification of VHDL with ACL2; D. Borrione, et al.
7. HDLCon'00. Functional Verification with Embedded Checkers; S. Switzer, et al.
8. APChDL'00. Improved Design Verification by Random Simulation Guided by Genetic Algorithms; P. Faye, E. Cerny
9. APChDL'00. VERIS:An Efficient Model Checker for Synchronous VHDL Designs; F. Yiping, et al. Synthesis
10. APChDL'00. Title On Flip-flop Inference in HDL Synthesis; H-M. Lin, J-Y. Jou
11. FDL'00. Synthesis Oriented Communication Design for Structural Hardware Objects; W. Putzke-Röming, W. Nebel
12. FDL'00. High-Level Synthesis through Transforming VHDL Models; A. Prihozhy
Specification formalisms
13. FDL'99. Multi-facetted Modeling; P. Alexander, D. Barton
14. FDL'00. A Dual Spring System Case-Study Model in Rosetta; P. Ashenden, et al.
15. FDL'00. Transformational System Design Based on a Formal Computational Model and Skeletons; W. Wu, et al.
16. FDL'99. Models of Asynchronous Computation; M. Josephs
17. FDL'99. A Mixed Event-value Based Specification Model for Reactive Systems; N. Fristacky, et al.
18. FDL'00. JESTER: An ESTEREL-based Reactive JAVA Extension for Reactive Embedded Systems; M. Antoniotti, et al.
19. APChDL'00. A Four-phase Handshaking Asynchronous Controller Specification Style and its Idle-Phase Optimization; R. Kazumiti Morizawa, T. Nanya
Tool Performance
20. HDLCon'00.
... mehr
Automating the Validation of Hardware Description Language Processing Tools; S. Seshadri, et al.
21. APChDL'00. A Retargetable Software Power Estimation Methodology; C. Brandolese
22. HDLCon'00. Performance Tradeoffs for Emulation, Hardware Acceleration, and Simulation; G. Peterson
23. HDLCon'00. TCL PLI, a Framework for Reusable, Run Time Configurable Test Benches; S. Voges, M. Andrews
Methods for soc design and re-use
24. APChDL'00. Object-Oriented Specification and Design of Embedded Hard Real-Time Systems; W. Nebel, et al.
25. HDLCon'00. System Level Design for SOC's; G. Martin, B. Salefski
26. FDL'00. Virtual Component Reuse and Qualification for Digital and Analogue Design; N. Martínez Madrid, R. Seepold
27. FDL'00. Interface Based Design Using the VSI System-level Interface Behavioral Documentation Standard; B. Bailey, et al.
28. HDLCon'00 Virtual Component HW/SW Co-Design
From System Level Design Exploration to HW/SW Implementation; F. Schirrmeister, S. Krolikoski.
21. APChDL'00. A Retargetable Software Power Estimation Methodology; C. Brandolese
22. HDLCon'00. Performance Tradeoffs for Emulation, Hardware Acceleration, and Simulation; G. Peterson
23. HDLCon'00. TCL PLI, a Framework for Reusable, Run Time Configurable Test Benches; S. Voges, M. Andrews
Methods for soc design and re-use
24. APChDL'00. Object-Oriented Specification and Design of Embedded Hard Real-Time Systems; W. Nebel, et al.
25. HDLCon'00. System Level Design for SOC's; G. Martin, B. Salefski
26. FDL'00. Virtual Component Reuse and Qualification for Digital and Analogue Design; N. Martínez Madrid, R. Seepold
27. FDL'00. Interface Based Design Using the VSI System-level Interface Behavioral Documentation Standard; B. Bailey, et al.
28. HDLCon'00 Virtual Component HW/SW Co-Design
From System Level Design Exploration to HW/SW Implementation; F. Schirrmeister, S. Krolikoski.
... weniger
Bibliographische Angaben
- 2010, X, 342 Seiten, Maße: 1,5 x 2,3 cm, Kartoniert (TB), Englisch
- Herausgegeben: Peter J. Ashenden, Jean Mermet, Ralf Seepold
- Verlag: Springer, Berlin
- ISBN-10: 1441949011
- ISBN-13: 9781441949011
Sprache:
Englisch
Kommentar zu "System-on-Chip Methodologies & Design Languages"
0 Gebrauchte Artikel zu „System-on-Chip Methodologies & Design Languages“
| Zustand | Preis | Porto | Zahlung | Verkäufer | Rating |
|---|
Schreiben Sie einen Kommentar zu "System-on-Chip Methodologies & Design Languages".
Kommentar verfassen